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Abstract—This paper proposes a multi-sampling method 
for single-phase grid-connected cascaded H-bridge (CHB) 
multilevel inverters with the phase-shifted carrier 
pulsewidth modulation (PSC-PWM) in order to reduce the 
time delay involved in the control loop and increase the 
control bandwidth. In this method, the controlled variables 
are sampled not only at the peak and the valley of all 
triangular carriers, but also at the intersection points of all 
phase-shifted carriers and inverted ones, which enables a 
minimum unity sampling interval without detecting the 
current ripple caused by the switching action and breaking 
the voltage-second balance in the modulation process. The 
bandwidth of the current control loop based on the 
proposed sampling method is illustrated and compared to 
other traditional sampling methods. The analysis shows 
that the system effectively reduces the time delay involved 
in the control loop and improves the bandwidth of the 
control loop. Finally, a downscale test platform of the 
single-phase grid-connected CHB multilevel inverter with 
an inductance (L)-filter is built to verify the effectiveness of 
the proposed method. 
 
Index Terms—Bandwidth, multi-sampling method, 
multilevel converter, phase-shifted carrier, pulsewidth 
modulator. 
I. INTRODUCTION 
he phase-shifted carrier pulsewidth modulation 
(PSC-PWM) has been widely applied in the cascaded 
H-bridge (CHB) multilevel converters [1]. In the digital 
implementation of the carrier-based PWM, the regular 
sampling method is commonly used to sample the current and 
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voltage at the peak and/or valley of the triangular carrier [2]-[4]. 
In order to avoid the loss of the duty cycle, one sampling 
interval is generally reserved for updating the duty-cycle [5]. 
Consequently, there is a time delay introduced by such a digital 
computation and PWM, which reduces the bandwidth of the 
current control loop [6], [7], and adds the negative damping to 
external electrical systems [8], [9].  
Various control methods have been proposed to compensate 
the time delay [10]-[12]. In [13], [14], the predictive deadbeat 
control is proposed to compensate the time delay. However, 
this method depends on the model accuracy of the converter. A 
real-time computation method with dual sampling mode is 
proposed to eliminate the computational delay [15], yet there 
still is a PWM delay of a quarter switching interval. 
Alternatively, the multi-sampling method provides an 
attractive way to reduce the time delay of the digital control 
system [4], [7]. The multi-sampling controller detects the 
controlled variables and updates the duty cycle multiple times 
in one PWM triangular carrier period to reduce the time delay. 
However, there are a few drawbacks with the traditional 
multi-sampling methods: 1) The current ripple caused by the 
switching action will be measured and introduced into the 
control loop by the multi-sampling method [16], [17], which 
consequently deteriorates the dynamic performance of the 
control system. 2) The multiple switching events may take 
place since the duty cycle is updated multiple times during one 
triangular carrier period [7], and this phenomenon will increase 
the switching frequency. 
In [18], a comprehensive analysis of the multi-sampling 
method for a three-phase two-level inverter with an LCL filter 
is presented, and the bandwidth of the closed-loop control 
system is significantly improved by this method, but the 
drawbacks mentioned above are not overcome. A ripple filter is 
reported in [18] to suppress the current ripples caused by the 
multi-sampling method, but the dynamic response of the 
control system is limited by the filter. A multi-sampling method 
is thus developed to sample the averaged current and voltage 
four times within one switching period [19], and the time delay 
in the control loop is consequently reduced. Yet, this method 
cannot be applied in multilevel converters. The multi-sampling 
method in [20] is proposed for multilevel converters, yet the 
signal is merely measured at the peak and valley of each 
triangular carrier, restraining the dynamics of multilevel 
converters. 
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This paper presents first a comprehensive analysis of the 
phenomena for the current ripple brought by the multi-sample 
method for single-phase grid-connected multilevel cascaded 
H-bridge inverters with PSC-PWM. Then, a multi-sampling 
method with the minimum sampling interval is proposed to 
sample the current and voltage without detecting the current 
ripple caused by the switching action and breaking the 
voltage-second balance in the modulation process. It effectively 
reduces the time delay and improves the bandwidth of the 
closed-loop control system.  
II. SYSTEM DESCRIPTION 
A. The single-phase CHB inverter 
Fig. 1 shows the topology of a single-phase grid-connected 
CHB multilevel inverter with a digital current controller, where 
u is the grid voltage, and L and R are the filter inductance and its 
equivalent resistance, respectively. vx is the output voltage of 
two-level H-bridge inverters in cell x, and all cells are 
connected in series. The synthesized voltage v is the sum of all 
individual cell outputs. udcx represents a constant dc-link 
voltage of the converter cell x. Sxyp and Sxyn represent the 
switching devices in leg y of the cell x, where y = a, b, and x = 1, 
2...N. In this paper, two cascaded converter cells are 
considered. 
S1ap
S1an
udc1
S1bp
S1bn
Cell 2
Cell 3
Cell N
Cell 4
v1
L iR
uv
PWM
current 
controller
 
Fig. 1.  A single-phase CHB multilevel inverter with a digital current 
controller. 
 
The resistance R is usually small, which is ignored for 
simplicity. The Kirchhoff voltage law (KVL) is adopted to 
analyze voltage across the inductor L, and the voltage equation 
is shown as 
.= −diL v u
dt
                                (1) 
The output voltage of the cell x can be described as 
=x xa xbv v v−                                 (2) 
where the output voltage vxa and vxb of the leg a and leg b in cell 
x are defined as  
.
2
x
xa xb
vv v= − =                             (3) 
The switching function Gxy is defined as 
 1     and    
0     and    
xyp xyn
xy
xyp xyn
S is on S is off
G
S is off S is on
= 

              (4) 
where x=1, 2…N, and y=a, b. The output voltage for the leg is 
the half of that for the cell, which is shown in (3). Therefore, the 
output voltage vxa and vxb in different switching state is 
expressed as  
 
  
   
 
  
/2     =1
=
/2 =0
dcx xy
xy
dcx xy
u G
v
u G

−
                         (5) 
The output voltage of the inverter can be described as 
 
1 1 1 1
= ( )= -
N N N N
x xa xb xa xb
x x x x
v v v v v v
= = = =
= −∑ ∑ ∑ ∑             (6) 
Assuming that the rated power of each converter cell is the 
same, the modulating voltage of each cell satisfies  
*
*
x
vv
N
=                                      (7) 
where v* is the modulating wave calculated by the digital 
controller. If the dc voltage source of each cell is not enough 
stiff, the voltage balancing method need to be applied to 
balance the dc-link voltage. It can be achieved by modifying vx* 
for cell x [21].  
The normalized modulating wave for cell x, which feeds into 
the modulator, is defined as 
* *1 .
( / 2) ( / 2)
= =xx
dcx dcx
v vv
u u N
                     (8) 
The normalized modulating wave of the leg a and the leg b in 
cell x is defined as 
.
2
= − = xxa xb
vv v                              (9) 
PSC-PWM is usually used to generate the driving pulses of 
the CHB inverter. The shifted phase of the triangular carrier Cx 
for the cell x relative to that for cell 1 is expressed as 
( -1)
x
x
N
πα =                                (10) 
where x = 1…N. Taking two-cells CHB converter as an 
example, the shifted phase of the triangular carriers for cell 1 
and cell 2 respectively are 0º and 90º.  
B. Traditional digital sampling method 
For simplification, the digital sampling method and 
modulation timing for one cell H-bridge is described as 
follows. 
Fig. 2 shows the traditional digital sampling in one-cell 
H-bridge inverter. the voltage and current are sampled at the 
peak and valley of the triangular carrier, and then the control 
program is computed according to the sampled voltage and 
current in the digital microcontroller. After finishing 
computation of the control program, the modulating wave v1a 
and v1b are obtained, and v1a and v1b are updated in the next peak 
or valley of the triangular carrier. Therefore, the modulating 
wave is updated after one sampling interval of signal sampling 
instant, and a unit delay will be introduced into the control loop. 
The updated modulating wave will be held during each 
sampling interval, and they hereby are a constant value in one 
sampling interval. These constant modulating waves will be 
compared to the triangular carrier, and if the modulating wave 
is more than the triangular wave, the output of the modulator is 
high. On the contrary, the output of the modulator is low. 
According to this modulating principle, the output voltage v1a 
and v1b of leg a and leg b and the output voltage v1 of the 
H-bridge are generated.  
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Fig. 2.  Traditional digital sampling in one-cell H-bridge inverter. 
 
As shown in Fig. 2, the output voltage v1 is divided into three 
segments during one sampling interval, and corresponding 
vectors respectively are V1, V2, V3, whose durations in one 
sampling interval are T1, T2, and T3 in one sampling interval. 
And these durations satisfy 
 1 2 3+ saT T T T+ =   (11) 
In Fig. 2, according to the property of similar triangles, the 
duration T1 and T3 during the interval between the instant k to 
instant k+1 satisfy 
 
1 1
1 3
1
1 ( 1)
1
1 ( 1)
a
sa
b
sa
v T
T
v T
T
− = − −
 + =
 − −
  (12) 
 Substituting (8), (9) into (12), combining with (11), it can be 
derived as  
 
*
1
1 3
1
*
1
2
1
1
2 2sa sadc
sa
dc
vT T T T
u
vT T
u

= = −


 =
  (13) 
 According to (13), the integral output voltage v1 of the 
H-bridge within one sampling interval satisfies 
*
*1
1 1 1 2 2 3 3 2 2 1 10
1
= = =sa
T
sa dc sa
dc
vv dt TV T V T V T V T u v T
u
+ + =∫ (14) 
 Actually, in any pulsewidth modulation process, the integral 
of the output voltage of the inverter within one sampling 
interval is equal to the integral of the modulating wave within 
one sampling interval. It can be expressed as  
 
( 1) ( 1) * *
1
=sa sa
sa sa
mk T k T
i i sakT kT
i
vdt TV v dt v T
+ +
=
= =∑∫ ∫   (15) 
where Ti is the duration for the output voltage vector Vi of the 
inverter during one sampling interval. m is the number of the 
voltage vector within one sampling interval. and the output 
voltage v*is held within one sampling interval. 
 The equation (15) shows that voltage-second value between 
the output voltage of the inverter and the modulating wave is 
balanced within one sampling interval. If (15) is not satisfied 
within one sampling interval, the voltage-second balance is 
broken and the output voltage will not track the modulating 
wave within one sampling interval. Therefore, the design of the 
sampling method must guarantee the voltage-second balance 
shown in (15). 
C. Traditional multi-sampling method 
-1
1
-1
1
k k+2 k+4 k+6 k+8
v1a
v1b
v2a
v2b
iave
i
update
cell 1
cell 2
C1
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Tsw
Tsa
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Sampling in cell 1
Sampling in cell 2
Modulating wave update in cell1
Modulating wave update in cell2
Program Computation  
 
(a) 
v1a
v1b
v2a
v2b
v2
v1
v  
(b) 
Fig. 3.  Current waveform and pulse patterns using a traditional 
multi-sampling method. (a) the sampling process and modulation, and 
(b) the pulse pattern. 
 
Fig. 3 depicts a conventional multi-sampling process for the 
two-cell cascaded converter. Tsw is the switching interval, 
which is four times the sampling interval Tsa. iave presents the 
ideal current without current ripple, assuming that the inverter 
can output the modulating voltage v*, As shown in Fig. 3(a), the 
current is sampled at the peak and valley of the triangular 
carrier for cell x and at the same instant, the modulating wave vx 
for cells is updated. As an example, as shown in Fig. 3(a), the 
modulating waves v1 and v2 are calculated at the instant k and 
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k+1, respectively, but are updated at the instant k+2 and k+3, 
respectively. During the instant k to the instant k+1, the 
modulating wave v1a traverse the triangular carrier C1 once, and 
the modulating wave v2a traverses the triangular carrier C2 once. 
Therefore, during this sampling interval, there are two times 
switching actions in the converter cell 1 and cell 2, as shown in 
Fig. 3(b). In this method, the sampling frequency is four times 
the switching frequency. It determines the Nyquist frequency, 
which is equal to the twice switching frequency. 
Based on (1), the accrual current i and the average current iave 
within each sampling interval can be expressed as 
*
( ) ( ).
( ) ( ).
sa
sa
t
kT
t
ave kT
v ut dt i k
L
v ut dt i k
L
i
i
− = +

− = +
∫
∫
                  (16) 
According to voltage-second balance principle expressed in 
(15), It can be expressed as 
( +1) ( +1)* =sa sa
sa sa
k T k T
kT kT
v dt vdt∫ ∫                      (17) 
From (16) and (17), at the peak and valley of the triangular 
carriers, the sampled current can be expressed as 
( +1)
*( +1)
( 1) ( )
( ) [( 1) ].
−
+ = +
−
= + = +
∫
∫
sa
sa
sa
sa
k T
kT
k T
sak a eT v
v ui k dt i k
L
v u dt i k k T
L
i
   (18) 
Based on (18), the sampled current is equal to the average 
current at every sampling instant. Hence, with the traditional 
sampling method shown in Fig. 3, the average current is 
measured and the current ripple is effectively suppressed.  
III. MULTI-SAMPLING METHOD 
A. Sampling sequence 
In contrast to the traditional method, the proposed sampling 
method samples the current and voltage not only at the peak and 
the valley of all triangular carriers Cx, but also at the 
intersection points of all triangular carriers and inverse ones Cx'. 
Meanwhile, the duty cycle is updated at those time instants, 
which is depicted in Fig. 4. 
sector I
sector II
sector III
sector IV
h v*
C1 C2
C1' C2'  
Fig. 4.  Distribution of sampling point in one switching interval.  
 
As shown in Fig. 4, the amplitude and period of the 
triangular carrier are divided into four sectors and eight 
intervals. In general, there are 2N sectors and 4N intervals in 
N-cells CHB converter by using the proposed sampling method, 
and h is the width of one sector, which can be expressed as 
 1/ Nh =                                        (19) 
and the sampling period is expressed as 
 .
4
= swsa
TT
N
                                      (20) 
The sampling frequency will increase with the number of the 
cascaded converter cells. Therefore, the bandwidth of the 
closed-loop system can be increased accordingly. 
B. The suppression of the current ripple 
v1a
v1b
v2a
v2b
1
1
-1
-1
Tsa
h
C1
C2Ton_2a
k k+4 k+8 k+12 k+16
Sampling Modulating wave update   
Program Computation  
iave
i
sampling
update
cell 1
cell 2
 
(a) 
Tsw
v1a
v1b
v2a
v2b
v2
v1
v  
(b) 
Fig. 5.  Current waveform and pulse pattern with the proposed sampling 
method. (a) Sampling and modulation, and (b) Pulse pattern. 
 
Fig. 5 illustrates the current waveform, the update of the 
modulating wave, and PWM pattern based on the proposed 
sampling method. Compared to the traditional sampling 
method in Fig. 3, the sampling interval is reduced by the 
proposed method. There is at least one modulating wave vxy for 
the leg y in cell x, which will pass through triangular carriers Cx 
and generate a desired rising or falling edge within one 
sampling interval. Taking the second interval in Fig. 5(a) as an 
example, the modulating wave v2a passes through the triangular 
carrier C2 for cell 2, according to the property of similar 
triangles, the duration Ton_2a of G2a equal to 1 satisfies 
2_2 .a
s
o a
a
n v
T
T
h
=                            (21) 
Substituting (8), (9) and (20) into (21), in the first sampling 
interval of Fig. 5(a), the relationship between the calculated 
modulating wave v* and actual output voltage v can be 
expressed as 
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( +1) ( +1)
1 1
( +1) *
2 2 _ 2
( - )
.
= =
=
= = =
∑ ∑∫ ∫
∫
sa sa
s s
sa
s
N Nk T k T
xa xbkT kT
x x
k T
a dc on a sakT
vdt v v dt
v dt u T v T
     (22) 
which indicates that with the proposed sampling method, the 
voltage-second balance expressed in (15) is guaranteed during 
one sampling interval.  
Similar to (18), combining with (22), the sampled current can 
be expressed as 
*( +1)
( 1) ( ) [( 1) ].−+ = + = +∫
sa
sa
ave
k T
sakT
v ui k dt i k k T
L
i    (23) 
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Fig. 6 Arbitrated increasing of the sampling frequency (a) Sampling and 
modulation, and (b) Pulse pattern 
 
It can be seen from (23) that the sampled current is equal to 
the average current at the sampling instant and does not include 
any current ripple caused by the switching action. For any other 
sampling intervals, the same conclusion, which is elaborated in 
(23), can also be drawn. Therefore, the average current can be 
easily sampled by the proposed method without using any 
filters 
Increasing the sampling frequency can certainly reduce the 
time delay of the current control loop and consequently widen 
the control bandwidth. However, the sampling frequency 
cannot be arbitrarily increased. If the sampling instants are 
inappropriately distributed, the current ripples caused by the 
switching action of the converter will be sampled and 
propagated into the control loop, which is illustrated in Fig. 6. 
C. The Unity sampling interval 
According to (15), the voltage-second balance is related to 
the sampling interval Tsa. Therefore, inappropriate design of 
sampling interval will cause voltage-second unbalance.  
Fig. 7 shows the case of voltage-second unbalance in the 
condition of reducing the sampling interval. During the instant 
k to k+2, the proposed sampling method is used to sample 
signal, the sampling interval is Tsa1, after the instant k+2, the 
sampling instant is reduced to Tsa2. Taking the interval from the 
instant k+2 to the instant k+3 as an example, there is no 
switching action provided that the modulating wave is located 
in the dashed region, which means the voltage-second balance 
expressed in (15) is broken in dashed regions. Consequently, in 
dashed regions, the output voltage of the inverter cannot track 
the modulating wave, and it will deteriorate control precision. 
Yet, In the interval from the instant k to instant k+2 in Fig. 7, the 
proposed sampling method is applied, and the voltage-second 
balance is always satisfied for the reason that there always is an 
intersection point between the carriers and the modulating 
wave and the desired driving pulse can be generated.  
If the sampling interval is slightly increased shown in Fig. 8, 
there will not be switching action when the modulating wave is 
located in the dashed region, and the voltage-second unbalance 
also exists in the modulation process. Therefore, the slightly 
increasing the sampling period also deteriorates the control 
performance. 
It can be seen from Fig. 7 and Fig. 8 that the voltage-second 
unbalance in the modulation process will arise provided that the 
sampling event does not happen at the instant of the peak, 
valley of the carriers and the intersection point of the carriers 
and inverse ones. Therefore, the sampling interval must be the 
integer times of that in the proposed sampling method for 
guaranteeing the voltage-second balance in each sampling 
interval.  
It is worth mentioning that the proposed method leads to a 
minimum sampling interval, which is defined as the unity 
sampling interval hereafter, without breaking the 
voltage-second balance and sampling the current ripple caused 
by the switching action. In essential, the sampling period of all 
the existing sampling methods for single-phase PSC-PWM 
converters can be expressed based on the unity sampling 
interval, and thus a generalized derivation of the sampling 
period for PSC-PWM converters can be given by  
4
= swsa
TT M
N
                                        (24) 
where M=1, 2, 3…, implying that the sampling interval must be 
integer multiples of the unity sampling interval. Otherwise, the 
output voltage of the inverter will not track reference 
modulating wave calculated by the controller in each sampling 
interval. Therefore, given a PSC-PWM converter with the 
known cell number, switching frequency and the required 
computational time, the sampling period can be determined by 
choosing a proper value of M.   
Especially, the single-sampling mode [22], double-sampling 
mode [15], and quadruple-sampling mode [19] for the 
single-phase two-level converter corresponds to the case of 
M=4 and N=1, M=2 and N=1, and M=1 and N=1, respectively. 
Fig. 9 shows the comparison of the different sampling methods, 
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which proves that the traditional sampling interval always is the 
integer times of the unity sampling interval. 
 
v*
k k+1 k+2 k+3 k+4 k+5 k+6 k+7 k+8 k+9 k+10k+11
 
v
Tsa1
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Fig. 7.  The voltage-second unbalance in the condition of reducing the 
sampling interval. 
 
v
*
k k+1 k+2 k+3 k+4 k+5 k+6
 
v
Tsw
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Fig. 8.  The voltage-second unbalance in the condition of increasing the 
sampling interval. 
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①
 
②
③
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Fig. 9.  Different sampling sequence. 
 
IV. ANALYSIS OF CURRENT CONTROL LOOP WITH THE 
DIFFERENT SAMPLING METHOD 
A. Critical proportional gain analysis 
Considering the parasitic resistor, The Kirchhoff voltage law 
(KVL) is adopted to analyze voltage across the inductor L, and 
the voltage equation is expressed as 
.diL v Ri u
dt
= − −        (25) 
Therefore, the transfer function Gm (s) of v to i in the 
s-domain can be derived as 
 ( ) ( ) 1 .
( )m
i s
v s Ls R
G s = =
+
  (26) 
 In the modulation process, the modulating wave is held 
during each sampling interval, and the Zero-order hold(ZOH) 
discretization method hereby usually is used to discrete the 
s-domain model of the power electronics converters modulated 
by the pulsewidth modulation. ZOH discretization method is 
expressed as 
 1
( )( ) (1 ) ( .)mm
G sG z z
s
−= −    (27) 
Substituting (26) into (27), the z-domain model of the 
single-phase inverter with L-filter can be derived as 
 ( ) (1 ) .
( )
sa
sa
RT
L
RT
L
m
e
R z
G
e
z
−
−
−
−
=  (28) 
where the sampling interval Tsa is defined as 
 
4
sw
sa
TT M
N
=  (29) 
where N is the cell number and M=1 for the proposed sampling 
method. 
If R approaches zero, Gm(z) will be simplified as 
 =
−
1
( )
1
sa
m
T
G z
L z
  (30) 
Fig. 10 shows the block diagram of the current control loop, 
and the open loop transfer function can be derived as  
 =( ) ( ) ( ) ( ).
o c d m
G z G z G z G z   (31) 
where Gd(z)=z-1, which is the unit delay due to the computation 
of the control method in the digital microcontroller. Gc(z) is the 
transfer function for the current controller, which could be 
proportional controller, proportional-integral(PI) controller or 
proportional resonant(PR) controller, etc. for the 
grid-connected converter, the PR controller usually is applied 
to achieve the current control without steady-state error. In this 
paper, the PR control is used to analyze the control loop 
performance in this paper. 
Gc(z) Gd(z) Gm(z)
v uiref
i
iu
 
Fig. 10  Block diagram of the current control loop. 
The s-domain transfer function of the PR controller is 
expressed as  
 = +
+2 2
0
2
( ) .i
c p
K s
G s K
s w
  (32) 
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where ω0 is the fundamental angular frequency. The discrete 
transfer function of the ideal PR controller can be derived as 
 
γω
−
= = +
+ +
2
2
2
0 2
4 1
( ) ( ) .
4 2 1( + )
[ ] i
c c p
sa
sa
K z
G z G s K
z zT
T
  (33) 
where  
 γ ω ω−2 2
0 02 2
4 4
=( )/( + )
sa sa
T T
  (34) 
 The bode diagram of the open loop transfer function Go with 
different parasitic resistances is shown as Fig. 11. It can be seen 
that the parasitic resistance has less effect on the open loop 
transfer function in the high-frequency band, and the bandwidth 
fbw of the control loop is almost identical with different parasitic 
resistances. Therefore, the parasitic resistor can be ignored for 
simplifying the analysis of the control loop bandwidth. 
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Fig. 11  Bode diagram of the open loop transfer function with different 
parasitic resistances. 
 
Fig. 12 shows the bode diagram of the open loop transfer 
function with the proportional controller and PR controller. It 
can be seen than the frequency responses with the proportional 
controller and PR controller are almost identical except for the 
resonance point around the fundamental frequency. Therefore, 
the resonance component in the PR controller can be ignored 
for analysis of the controller bandwidth. 
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Fig. 12.  Bode diagram of the open loop transfer function with 
proportional controller and PR controller. 
As mentioned above, the proportional controller is 
considered and the parasitic resistor can be ignored for analysis 
of the control loop bandwidth. Therefore, according to (30) and 
(31), the open loop transfer function can be derived as 
=
− −
-1 -1
( ) = .
1 4 1
sa sw
o p p
T Tz M z
G z K K
L z N L z
 (35) 
For analyzing the frequency response of the control loop, the 
symbol z in transfer function (35) is replaced by (36). The 
frequency response of the current control loop is consequently 
represented by (37). 
 = sajwTz e   (36) 
ω ϕ
ω
= -(e )
8
sin( )
8
saj T p jsw
o
sw
KTM
G e
N L M
T
N
  (37) 
where the phase φ is expressed as 
 πϕ ω= 3+
2 8 sw
M
T
N
 (38) 
which is the phase response at the different frequencies. 
The phase crossover frequency fcr satisfies that φ=0, and fcr is 
hereby derived as  
2
= .
3cr sw
N
f f
M
                             (39) 
Based on (37) and (39), the critical proportional gain can be 
solved as 
4
.
cr sw
N
K Lf
M
=                          (40) 
The phase crossover frequency and the critical proportional 
gain by using different sampling methods for one-cell and 
N-cell topologies with PSC-PWM are listed in Table I. 
 
TABLE I 
PHASE CROSSOVER FREQUENCY AND THE CRITICAL PROPORTIONAL GAIN 
OF THE CURRENT CONTROL WITH DIFFERENT SAMPLING METHODS 
Topology N M Sampling method fcr Kcr 
Single H-bridge 1 4 Single-sampling [22] 1/6fsw Lfsw 
Single H-bridge 1 2 Double-sampling [4] 1/3fsw 2Lfsw 
Single H-bridge 1 1 Quartic-sampling [19] 2/3fsw 4Lfsw 
N cells CHB N 2 Traditional multi-sampling [20] N/3fsw 2NLfsw 
N cells CHB N 1 Proposed multi-sampling   2N/3fsw 4NLfsw 
B. Control bandwidth improvement 
The gain margin of the current controller can be expressed as  
 
220 lg | (e )|
20 lg[ ]
8
sin( 2 )
8
cr saj f T
o
psw
cr sw
GM G
KTM
N L M
f T
N
π
π
= −
= −  (41) 
Substituting (39) into (41), the gain margin with the 
traditional and proposed methods can be expressed as  
 

 = −

 = −
_
_
20 lg
4
20 lg
4
t sw p t
t
p sw p p
p
M T K
GM
NL
M T K
GM
NL
 (42) 
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where GMt and GMp are the gain margin in the traditional 
sampling method and the proposed sampling method. Kp_t and 
Kp_p are the proportional gain of the traditional method and the 
proportional method, respectively. When the gain margin in the 
traditional sampling method is the same as that in the proposed 
sampling method, it can be deduced as 
 λ
_ _
= =
t p t p p p
M K M K   (43) 
which indicates that the proportional gain will proportionally 
increase with the reduction of M if the gain margin maintains 
constant. 
According to (35), the closed-loop transfer function of the 
current control loop can be expressed as 
 
-1
cl
-1
( ) 4( )= =
1+ ( )
+( 1)
4
sw
p
o
o sw
p
TM
K zG z N LG z
G z TM
K z z
N L
−
  (44) 
Based on the classical definition of the bandwidth of the 
control loop [23], the bandwidth is the frequency at which the 
magnitude for the frequency response of the closed-loop 
control system drops to 70.7% (or 3dB) of its zero-frequency 
value. The bandwidths of the control loop fbw_t and fbw_p in the 
traditional method and the proposed method respectively 
satisfy 
_
_
2 2 0
cl cl
2 2 0
cl cl
20 lg| ( )| 20 lg| ( )|=-3dB
20 lg| ( )| 20l g| ( )|=-3dB
bw t sa
bw p sa
j f T j
j f T j
G e G e
G e G e
π π
π π
 −

−
 (45) 
where Tsa_t and Tsa_p respectively are the sampling period of the 
traditional method and the proposed method. 
Substituting (43) and (44) into (45), the relationship between 
the control bandwidth with the traditional method and that with 
the proposed method can be expressed as 
2 2
_ _
2 2
_ _
1 1
(4+ )sin( ) sin(2 )
4 4
=(4+ )sin( ) sin(2 )
4 4
sw sw
bw p sw bw p sw
sw sw
bw t sw bw t sw
T T
f T f T
NL N NL N
T TM M
f T f T
NL N NL N
λ λ
π π
λ λ
π π
−
−
(46) 
Based on (46), it can be deduced as  
_ _
=
bw p bw t
f f M                                  (47) 
Therefore, the bandwidth of the control loop with the 
proposed sampling method is M times that with the traditional 
sampling method if the gain margin maintains invariant. It 
implies that the reduction of sampling interval in the proposed 
sampling method will improve the bandwidth of the control 
loop. 
According to Table I, M = 2 in the traditional multi-sampling 
method indicates that the control bandwidth of the proposed 
sampling method is twice that of the traditional multi-sampling 
method. Moreover, the bandwidth with the proposed method is 
4N and 2N times that with the traditional single-sampling and 
double-sampling methods, which means that the control 
bandwidth with the proposed method will be obviously 
increased compared to the traditional sampling method in the 
single-phase N-cell cascaded H-bridge inverter.  
V. SIMULATION AND EXPERIMENT 
The simulation results and the scaled-down experimental test 
of 2-cell CHB are executed to verify the correctness of the 
theoretical analysis. The parameter of the simulation and the 
experimental test is shown in Table II, where PR controller 
parameters Kp and Ki can guarantee the stability of the control 
loop both in the traditional method and the proposed method. In 
the simulation and experimental test, the digital signal 
processor TMS320F28335 is used as the micro-controller, and 
the sampling interval is set as 100 μs, 200 μs for the proposed 
and traditional multi-sampling method, respectively. 
  
TABLE II  
SIMULATION AND EXPERIMENTAL PARAMETER 
Parameter Value 
The dc-link voltage of each cell 120 V 
The grid voltage (RMS) 100 V 
Switching frequency/Carrier frequency 1250 Hz 
The parameter Kp in the PR controller 18 Ω 
The parameter Ki in the PR controller 200 Ω 
The filtered inductor is set to 5 mH for effectively 
suppressing the harmonics of the line current. According to the 
circuit parameter shown in Table II and Kcr and fcr in Table I, 
the critical proportional gains for the single-sampling method, 
double-sampling method, traditional multi-sampling method 
and the proposed multi-sampling method are shown in Table 
III. 
 
TABLE III  
CRITICAL PROPORTIONAL GAIN FOR DIFFERENT SAMPLING METHOD 
Method Single- sampling 
Double- 
sampling 
Traditional 
multi-sampling 
Proposed 
multi-sampling 
Kcr (Ω) 6.25 12.5 25 50 
 
A. Simulation results 
  Fig. 13 shows the simulation results of the traditional method 
and the proposed method in the steady state. the PR control is 
applied both in the traditional multi-sampling method and the 
proposed multi-sampling method. The simulation results show 
that the proposed method and the traditional method can obtain 
identical steady state performance. 
Fig. 14 shows the simulation results in the unstable state with 
different multi-sampling methods. The proportional gain Kp is 
changed from 20 Ω to 30 Ω, where the theoretical critical gain 
is 25 Ω, with the traditional multi-sampling method. It can be 
seen that the line current becomes unstable when the 
proportional gain is more than the critical gain. Similarly, in the 
proposed multi-sampling method, when the proportional gain 
Kp is changed from 45 Ω to 55 Ω, which is more than the critical 
gain (50 Ω), the current control loop also becomes unstable. 
The simulation results verify the correctness of the theoretical 
analysis for the critical gain in different multi-sampling method. 
Due to the increase of the sampling frequency and the decrease 
of the time delay in the control loop with the proposed 
multi-sampling method, the critical gain in the proposed 
method is obviously larger than that in the traditional method, 
which implies that the gain margin is improved in the proposed 
multi-sampling method. 
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Fig. 13.  Simulation results in the steady state with different 
multi-sampling methods. (a) the traditional multi-sampling method. (b) 
the proposed multi-sampling method. 
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Fig. 14.  Simulation results in the unstable state with different sampling 
methods. (a) the traditional multi-sampling method. (b) the proposed 
multi-sampling method. 
 
Fig. 15 shows the simulation results in the condition of the 
sudden change of the reference current with the traditional 
sampling method and the proposed sampling method. It can be 
seen that there is obvious overshoot when the amplitude of the 
reference current is suddenly changed from 4A to 8A with the 
traditional sampling method, but there is no overshoot with the 
same controller parameters by using the proposed sampling 
method. The simulation results verify that the dynamic 
performance of the proposed method is better than that of the 
traditional method. 
Fig. 16 shows the simulation results in the condition of the 
sudden change of the grid voltage amplitude with the different 
sampling method. It can be seen that the voltage sag has less 
effect on the line current with the proposed sampling method 
compared to the traditional sampling method since the time 
delay in the control loop is reduced by using the proposed 
multi-sampling method. 
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Fig. 15.  Simulation results in the condition of the sudden change of 
reference current. (a) the traditional multi-sampling method. (b) the 
proposed multi-sampling method. 
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Fig. 16.  The simulation results in the condition of the sudden change of 
the grid voltage amplitude. (a) the traditional multi-sampling method. (b) 
the proposed multi-sampling method. 
 
Fig. 17 shows the simulation results in the condition of the 
sudden change of the dc-side voltage with the different 
sampling method. It can be seen that the dc-link voltage sudden 
change has a slight effect on the line current both in the 
traditional sampling method and the proposed method, but the 
distortion of the line current due to the sudden change of the 
dc-link is smaller with the proposed sampling method 
compared to the traditional sampling method. 
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Fig. 17.  The simulation results in the condition of the sudden change 
of the dc-link voltage. (a) the traditional multi-sampling method. (b) the 
proposed multi-sampling method. 
B. Experimental results 
Fig. 18(a) and Fig. 18(b) show the measured inverter current 
in the traditional multi-sampling method with same parameters 
of the PR controller. It can be seen that the steady status results 
of the experimental test in the traditional method and the 
proposed method are almost same, which is similar to the 
simulation results. 
 
iref i
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Fig. 18.  Experimental results in the steady state with the different 
multi-sampling methods. (a) the traditional multi-sampling method. (b) 
the proposed multi-sampling method. (i: 5 A/div, Time: 10 ms/div). 
 
Fig. 19(a) shows that the current controller in the traditional 
multi-sampling method becomes unstable with the increase of 
the proportional gain from 20 Ω to 30 Ω. In the proposed 
multi-sampling method shown in Fig. 19(b), the resonance will 
happen if the proportional gain increases from 45 Ω to 55 Ω. 
The experimental results are coincident with theoretical 
analysis. 
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Fig. 19.  Experimental results in the unstable state with the different 
sampling method. (a) the traditional multi-sampling method. (b) the 
proposed multi-sampling method. (i: 5 A/div, Time: 10 ms/div). 
 
Fig. 20 shows experimental results in the condition of the 
sudden change of the line current. The parameters of PR 
controller in the experimental test the the same with that in the 
simulation. The grid current will faster track its reference with a 
smaller overshoot in the proposed multi-sampling method 
compared to the traditional multi-sampling method. It verifies 
that the bandwidth of the control loop is improved in the 
proposed sampling method. 
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Fig. 20.  Experimental results in the condition of the sudden change of 
reference current. (a) the traditional multi-sampling method. (b) the 
proposed multi-sampling method. (i: 5 A/div, Time: 10 ms/div). 
 
Fig. 21 shows experimental results in the gird voltage sag 
condition. In this case, the grid current distortion in the 
proposed method is smaller than that in the traditional method, 
and the grid current faster recover in the proposed method in 
contrast with the traditional method. The experimental results 
also verify that the bandwidth of the control loop in the 
proposed sampling method is larger than that in the traditional 
method. 
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Fig. 21.  Experimental results in the condition of the sudden change of 
the grid voltage amplitude. (a) the traditional multi-sampling method. (b) 
the proposed multi-sampling method. (u: 50 V/div, i: 5 A/div, Time: 10 
ms/div). 
 
Fig. 22 shows experimental results in the condition of the 
dc-link voltage sudden change, where since there exists the 
output impedance in the DC source supply, the dc-link voltage 
is not a constant value, and the sudden change of the dc-link 
voltage is not ideal. However, it can be seen from this 
experimental test that the effect of the dc-link voltage change 
on the grid current is slight both in the traditional method and 
the proposed method. the experimental results are similar to the 
simulation results shown in Fig. 17. 
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Fig. 22.  Experimental results in the condition of the sudden change of 
the dc-link voltage. (a) the traditional multi-sampling method. (b) the 
proposed multi-sampling method. (udc1 ,udc2: 50 V/div, i: 5 A/div, Time: 10 
ms/div). 
VI. CONCLUSION 
This paper has proposed a multi-sampling method for 
single-phase grid-connected CHB multilevel converters 
modulated by PSC-PWM. From the theoretical analysis and the 
experimental verification, following conclusions can be drawn: 
1) Compared to traditional sampling methods, the proposed 
sampling method can effectively reduce the time delay and 
improve dramatically the bandwidth of the current control loop. 
2) The proposed sampling method can achieve the minimum 
sampling interval, which can always satisfy voltage-second 
balance in the modulation process and avoid sampling the 
current ripple caused by the switching action. The sampling 
interval for traditional sampling methods, which can avoid 
breaking the voltage-second balance in the modulation process, 
is the integer times of that for the proposed sampling method. 
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